z-logo
open-access-imgOpen Access
VLSI DESIGN PROCESS FOR LOW POWER DESIGN METHODOLOGY USING RECONFIGURABLE FPGA
Author(s) -
Ramkrishna Prasad
Publication year - 2012
Publication title -
international journal of research in engineering and technology
Language(s) - English
Resource type - Journals
eISSN - 2321-7308
pISSN - 2319-1163
DOI - 10.15623/ijret.2012.0103053
Subject(s) - very large scale integration , field programmable gate array , process (computing) , computer architecture , embedded system , computer science , power (physics) , design process , engineering , process engineering , process integration , operating system , physics , quantum mechanics

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom