z-logo
open-access-imgOpen Access
Design, Analysis, and Simulation of a Jitter Reduction Circuit (JRC) System at 1GHz
Author(s) -
Run Bin Yu
Publication year - 2019
Language(s) - English
Resource type - Dissertations/theses
DOI - 10.15368/theses.2016.164
Subject(s) - jitter , computer science , clock signal , reduction (mathematics) , signal (programming language) , heartbeat , electronic engineering , clock skew , process (computing) , real time computing , engineering , telecommunications , mathematics , computer network , geometry , programming language , operating system

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here