Open AccessTowards a Description Synthesis of the Entanglement of the Substrate with the Interconnection Network, for Fast Modeling of 3D RF circuits
Author(s) -
Abdellah Nabil,
José Antonio Bernardo,
Alex Rangel,
Mohammad Hassan Farshbaf Shaker,
Mohamed Abouelatta,
Latifa Fakri-Bouchet,
Christian Gontrand
Publication year - 2021
Publication title -
transactions on networks and communications
Language(s) - English
Resource type - Journals
ISSN - 2054-7420
DOI - 10.14738/tnc.93.10196
Subject(s) - interconnection , substrate coupling , transistor , computer science , materials science , electronic circuit , transmission line , electrical impedance , through silicon via , electronic engineering , topology (electrical circuits) , optoelectronics , electrical engineering , silicon , engineering , telecommunications , layer (electronics) , voltage , trench , composite material
3D chip stacking is considered known to overcome conventional 2D-IC issues, using Trough Silicon Via (TSVs) to ensure vertical signal transmission between data. If the electrical behaviour of 3D interconnections (redistribution metal lines and through silicon vias) used in 3D IC stack technologies are to be explored in this paper, the substrate itself is of interest, via Green Kernels by solving Poisson's equation analytically. Using this technique, the substrate coupling and loss in IC's can be analysed. We implement our algorithms in MATLAB. This method has been already used; but, it permits to extract impedances for a stacked uniform layers substrate. We have extended for any numbers of embedded contacts, of any shape. On a second hand, we grasp the background noise between any two points, in the bulk, or at the surface, from a transfer impedance extraction technique. With an analog algorithm, a strength of this work, we calculate unsteady solutions of the heat equation, using a spreading resistance concept. This method has been adapted to stacked layers. With this general tool of impedance field, we investigate on the problems encountered by interconnects, especially the vias, the substrate, and their entanglement. A calculation of thermal mechanical stresses and their effects on substrate crack (max and min stresses), devices (i.e: transistors) and hotspots, are made to track the performance. But, to well understand the interconnection incidence on 3D system performances, it is important to consider the whole electrical context; it seems relevant to consider the possible couplings between vias, not only by the electromagnetic field, but also by any possible energy transfer between interconnects; more generally, one of actual problem is to determine where the energy is really confined in such 3D circuits, before find solutions to limit pollutions coming from electro-magneto -thermal phenomena or background noises.