Open AccessOptimization of PFC SEPIC Converter Parameters Design for Minimization of THD and Voltage Ripple
Author(s) -
M. K. R. Noor,
Asmarashid Ponniran,
M. A. Z. A. Rashid,
Afarulrazi Abu Bakar,
J. N. Jumadril,
M. H. Yatim,
A. N. Kasiran
Publication year - 2018
Publication title -
international journal of engineering and technology
Language(s) - English
Resource type - Journals
ISSN - 2227-524X
DOI - 10.14419/ijet.v7i4.30.22274
Subject(s) - ripple , total harmonic distortion , inductor , capacitor , control theory (sociology) , duty cycle , voltage , boost converter , power factor , buck–boost converter , buck converter , engineering , computer science , electrical engineering , control (management) , artificial intelligence
This paper discusses the current total harmonic distortion (THDi) and voltage ripple minimization of SEPIC converter based on parameters design optimization. This conventional PFC SEPIC converter is designed to operate in discontinuous conduction mode in order to achieve almost unity power factor. The passive components, i.e., inductor and capacitor are designed based on switching frequency and resonant frequency. Meanwhile, the ranges of duty cycle for buck and boost operations are between 0<D<0.5 and 0.5<D<1, respectively, for the output voltage variation of the converter. The principle of the parameters design optimization is based on the balancing energy compensation between the input capacitor and output inductor. The experimental results show that, the current THD is reduced to 2.66% from 70.9% after optimization process is conducted. Furthermore, it is confirmed that the output voltage ripple frequency is always double from the input line frequency, fL = 2foutand the output voltage ripple is always lower than the maximum input voltage ripple. Therefore, the designed parameters of the experimental converter is confirmed with approximately 65 W of the converter output power.