Open AccessFPGA Implementation of UART with Single Error Correction and Double Error Detection (UART-SEC-DED)
Author(s) -
Amrutha Gorabal,
D K Nayana
Publication year - 2018
Publication title -
international journal of engineering and technology
Language(s) - English
Resource type - Journals
ISSN - 2227-524X
DOI - 10.14419/ijet.v7i3.12.15856
Subject(s) - universal asynchronous receiver/transmitter , computer science , baud , error detection and correction , asynchronous communication , forward error correction , field programmable gate array , encoder , computer hardware , hybrid automatic repeat request , communications system , decoding methods , transmission (telecommunications) , algorithm , telecommunications , chip , operating system
The Universal Asynchronous Receiver Transmitter (UART) is the very simple and significant sequential communication protocol which is basically utilized for microprocessors & microcontroller systems. It is a shorter range communication protocol, which able to perform half-duplex and full-duplex type of communication at baud rates. Though, UART is a type of shorter range communication still they are not resistant to noisy channel which leads to communication errors by flipping or loosing of bits. These kinds of signal errors are named as forward-errors. The correction of forward errors is a mechanism to handle and rectify those errors (i.e. Burst errors and Random bits error). Thus in this methodology, have introduced a UART-SEC-DED communication module design which utilizes the Hamming encoder and decoders to achieve the forward error correction. Finally, the proposed system will simulated and implemented on FPGA board and experimental outcomes shows the better efficiency in single error correction and detection of double errors.