z-logo
open-access-imgOpen Access
Implementation of Low Power Test Pattern Generator for Digital Integrated Circuits
Author(s) -
M. Vardhana,
Niju Rajan
Publication year - 2016
Publication title -
international journal of hybrid information technology
Language(s) - English
Resource type - Journals
eISSN - 2652-2233
pISSN - 1738-9968
DOI - 10.14257/ijhit.2016.9.12.32
Subject(s) - generator (circuit theory) , digital pattern generator , computer science , electronic circuit , power (physics) , digital electronics , integrated circuit , self shrinking generator , electrical engineering , test (biology) , electronic engineering , computer hardware , engineering , physics , induction generator , voltage , geology , quantum mechanics , paleontology

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom