FPGA implementation of concatenated non-binary QC-LDPC codes for high-speed optical transport | Zendy

Ding Zou | Zendy; Ivan B. Djordjević | Zendy

AI Assistant Blog Pricing

Home ZAIA Blog

Open Access

FPGA implementation of concatenated non-binary QC-LDPC codes for high-speed optical transport

Author(s) -

Ding Zou,

Ivan B. Djordjević

Publication year - 2015

Publication title -

optics express

Language(s) - English

Resource type - Journals

SCImago Journal Rank - 1.394

H-Index - 271

ISSN - 1094-4087

DOI - 10.1364/oe.23.014501

Subject(s) - forward error correction , low density parity check code , computer science , concatenated error correction code , concatenation (mathematics) , error detection and correction , serial concatenated convolutional codes , decoding methods , algorithm , block code , mathematics , arithmetic

In this paper, we propose a soft-decision-based FEC scheme that is the concatenation of a non-binary LDPC code and hard-decision FEC code. The proposed NB-LDPC + RS with overhead of 27.06% provides a superior NCG of 11.9dB at a post-FEC BER of 10 -15 . As a result, the proposed NB-LDPC codes represent the strong FEC candidate of soft-decision FEC for beyond 100Gb/s optical transmission systems.

The content you want is available to Zendy users.

Already have an account? Click here to sign in.

Having issues? You can contact us here

Accelerating Research