z-logo
open-access-imgOpen Access
Performance Effect of I/O Peripheral Dynamic Reconfiguration on FPGA
Author(s) -
Kazuki Hashimoto,
Akira Yamawaki
Publication year - 2021
Language(s) - English
Resource type - Conference proceedings
DOI - 10.12792/iciae2021.037
Subject(s) - microcontroller , control reconfiguration , computer science , field programmable gate array , embedded system , computer hardware , electronic circuit , interface (matter) , engineering , electrical engineering , operating system , bubble , maximum bubble pressure method

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom