Open AccessOptimized low voltage low power dynamic comparator robust to process, voltage and temperature variation
Author(s) -
Julie Roslita Rusli,
Suhaidi Shafie,
Roslina Mohd Sidek,
Hasmayadi Abdul Majid,
Waqas Hassan,
Muhammad Norhaffis Mustafa
Publication year - 2020
Publication title -
indonesian journal of electrical engineering and computer science
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.241
H-Index - 17
eISSN - 2502-4760
pISSN - 2502-4752
DOI - 10.11591/ijeecs.v17.i2.pp783-792
Subject(s) - comparator , comparator applications , voltage , process variation , robustness (evolution) , electronic engineering , process corners , cmos , power (physics) , computer science , electrical engineering , engineering , physics , biochemistry , chemistry , quantum mechanics , gene
Power consumption and speed are the main criteria in designing comparator for analog-to-digital converter (ADC). This paper presents an optimized low voltage low power dynamic comparator which is robust to process, voltage and temperature (PVT) variations with adequate speed. The comparator circuit was designed using 0.18µm CMOS technology with low voltage supply of 0.8V. The method used to verify the robustness of the comparator circuit across 45 PVT is presented. The circuit is simulated with 10% voltage supply variation, five process corners and temperature variation from 0°C to 100°C. The simulation result show that the proposed comparator circuit achieved significant reduction of power consumption and delay during worst case condition compared to dynamic comparator proposed from previous researchers.