Open AccessASIC design of low power-delay product carry pre-computation based multiplier
Author(s) -
C V S Chaitanya,
C Sundaresan,
P. R. Venkateswaran,
K. J. Rajendra Prasad
Publication year - 2019
Publication title -
indonesian journal of electrical engineering and computer science
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.241
H-Index - 17
eISSN - 2502-4760
pISSN - 2502-4752
DOI - 10.11591/ijeecs.v13.i2.pp845-852
Subject(s) - power–delay product , multiplier (economics) , very large scale integration , computer science , verilog , application specific integrated circuit , cadence , speedup , computer hardware , compiler , standard cell , adder , arithmetic , computer architecture , embedded system , field programmable gate array , parallel computing , electronic engineering , cmos , integrated circuit , mathematics , engineering , economics , macroeconomics , operating system , programming language
High speed and efficient multipliers are essential components in today’s computational circuits like digital signal processing, algorithms for cryptography and high performance processors. Invariably, almost all processing units will contain hardware multipliers based on some algorithm that fits the application requirement. Tremendous advances in VLSI technology over the past several years resulted in an increased need for high speed multipliers and compelled the designers to go for trade-offs among speed, power consumption and area. Amongst various methods of multiplication, Vedic multipliers are gaining ground due to their expected improvement in performance. A novel multiplier design for high speed VLSI applications using Urdhva-Tiryagbhyam sutra of Vedic Multiplication has been presented in this paper. The proposed architecture modeled using Verilog HDL, simulated using Cadence NCSIM and synthesized using Cadence RTL Compiler with 65nm TSMC library.The proposed multiplier architecture is compared with the existing multipliers and the results show significant improvement in speed and power dissipation.