Open AccessSimulation study of memristor aided logic (MAGIC) based on CMOS NOR gate
Author(s) -
Wan Mohamad Izzat Wan Zain,
Syed Abdul Mutalib Al Junid,
Mohd Faizul Md Idros,
Abdul Razak,
Fairul Nazmie Osman,
Abdul Karimi Halim,
M.A. Haron
Publication year - 2020
Publication title -
bulletin of electrical engineering and informatics
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.251
H-Index - 12
ISSN - 2302-9285
DOI - 10.11591/eei.v9i5.2367
Subject(s) - schematic , logic family , magic (telescope) , memristor , stateful firewall , computer science , and or invert , logic gate , pass transistor logic , cmos , diode–transistor logic , electronic engineering , logic synthesis , voltage , electrical engineering , algorithm , engineering , physics , transistor , computer network , quantum mechanics , network packet
Memristor is a non-volatile new technology memory where the data stored as a resistance which the performance is influenced by the stateful logic design. Therefore, this study is an attempt to investigate the performance of the MAGIC NOR Gate stateful logic design using LTSPICE and targeted to 2 bits memory application. The objective is to investigate the performance of memristor based stateful logic logic design and schematics for memory application. Furthermore, the study been carried out by implementing the MAGIC NOR gate stateful logic schematic, then simulate the design in order to see the effects of performance including the electrical parameters compared to the others. Evidently, the improvement of MAGIC NOR gate contributes in reducing the number of NOR gate and CMOS count. Besides, the MAGIC NOR gates takes parallel inputs topology and eliminate the threshold voltage compared to IMPLY logic. Nevertheless, larger numbers of memristor required to stable the output consistency in MAGIC NOR gate schematic.