z-logo
open-access-imgOpen Access
Increased Scalability and Power Efficiency by Using Multiple Speed Pipelines
Author(s) -
Emil Talpes,
Diana Marculescu
Publication year - 2005
Publication title -
acm sigarch computer architecture news
Language(s) - English
Resource type - Journals
eISSN - 1943-5851
pISSN - 0163-5964
DOI - 10.1145/1080695.1069996
Subject(s) - computer science , microarchitecture , scalability , latency (audio) , embedded system , scheduling (production processes) , clock rate , parallel computing , synchronization (alternating current) , cache , interconnection , chip , computer network , operating system , engineering , telecommunications , operations management , channel (broadcasting)

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom