Increased Scalability and Power Efficiency by Using Multiple Speed Pipelines
Author(s) -
Emil Talpes,
Diana Marculescu
Publication year - 2005
Publication title -
acm sigarch computer architecture news
Language(s) - English
Resource type - Journals
eISSN - 1943-5851
pISSN - 0163-5964
DOI - 10.1145/1080695.1069996
Subject(s) - computer science , microarchitecture , scalability , latency (audio) , embedded system , scheduling (production processes) , clock rate , parallel computing , synchronization (alternating current) , cache , interconnection , chip , computer network , operating system , engineering , telecommunications , operations management , channel (broadcasting)
Accelerating Research
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom
Address
John Eccles HouseRobert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom