z-logo
open-access-imgOpen Access
A 1-GS/s 20 MHz-BW Capacitive-Input Continuous-Time $\Delta\Sigma$ ADC Using a Novel Parasitic Pole-Mitigated Fully Differential VCO
Author(s) -
Abhishek Mukherjee,
Miguel Gandara,
Biying Xu,
Shaolan Li,
Linxiao Shen,
Xiyuan Tang,
David Z. Pan,
Nan Sun
Publication year - 2019
Publication title -
ieee solid-state circuits letters
Language(s) - Uncategorized
Resource type - Journals
SCImago Journal Rank - 0.588
H-Index - 10
ISSN - 2573-9603
DOI - 10.1109/lssc.2019.2911874
Subject(s) - voltage controlled oscillator , cmos , capacitive sensing , resistor , parasitic capacitance , electrical engineering , physics , capacitance , topology (electrical circuits) , electronic engineering , computer science , voltage , engineering , electrode , quantum mechanics

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom