z-logo
open-access-imgOpen Access
Analog and RF Interference Mitigation for Integrated MIMO Receiver Arrays
Author(s) -
Harish Krishnaswamy,
Linxiao Zhang
Publication year - 2016
Publication title -
proceedings of the ieee
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 2.383
H-Index - 287
eISSN - 1558-2256
pISSN - 0018-9219
DOI - 10.1109/jproc.2016.2519885
Subject(s) - general topics for engineers , engineering profession , aerospace , bioengineering , components, circuits, devices and systems , computing and processing , engineered materials, dielectrics and plasmas , fields, waves and electromagnetics , geoscience , nuclear engineering , robotics and control systems , signal processing and analysis , transportation , power, energy and industry applications , communication, networking and broadcast technologies , photonics and electrooptics
Over the past decade, we have witnessed the maturation of silicon-based phased array technology, which has started to make an impact on commercial and military wireless applications. Over the next decade, driven by the development of next-generation wireless communication networks, we will see the maturation and impact of large-scale multiple-input-multiple-output (MIMO) technology. MIMO receiver arrays exploit digital array signal processing, and consequently are exposed to interference in the analog and radio-frequency (RF) front ends. The absence of analog/RF interference mitigation in traditional digital MIMO receiver arrays results in designs with high-dynamic-range and power-hungry analog and RF receiver front ends and analog-to-digital converters. This paper describes recently developed techniques for spatio-spectral interference mitigation in the analog and RF domain for digital MIMO receivers. The techniques proposed are flexible; tunable across operating frequency; scalable; present low cost, size, and power consumption overheads; and are experimentally validated through a 0.1-1.7-GHz four-element receiver front-end array integrated circuit (IC) prototype in 65-nm complementary metal-oxide-semiconductor (CMOS) technology.

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom