z-logo
open-access-imgOpen Access
Ge FinFET CMOS Inverters With Improved Channel Surface Roughness by Using In-Situ ALD Digital O3 Treatment
Author(s) -
M.-S. Yeh,
G.-L. Luo,
F.-J. Hou,
P.-J. Sung,
C. J. Wang,
C.-J. Su,
C.-T. WU,
Y.-C. Huang,
T.-C. Hong,
B.-Y. Chen,
K.-M. Chen,
Y.-C. WU,
M. Izawa,
M. Miura,
M. Morimoto,
H. Ishimura,
Y.-J. Lee,
W.-F. Wu,
W.-K. Yeh
Publication year - 2018
Publication title -
ieee journal of the electron devices society
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.69
H-Index - 31
ISSN - 2168-6734
DOI - 10.1109/jeds.2018.2878929
Subject(s) - components, circuits, devices and systems , engineered materials, dielectrics and plasmas
Improved electrical characteristics of CMOS inverters composed of Ge n- and p-finFETs were demonstrated by utilizing newly introduced Ge surface treatments. In-situ digital O3 treatment in ALD chamber was adopted on the surface of Ge fin sidewall in order to reduce the roughness and etching damages through the GeO desorption mechanism. The treatment effects were checked by AFM and C-V measurements. By combining this treatment with optimized microwave annealing, sub-threshold slope and the $\text{I}_{\mathrm{ ON}}/\text{I}_{\mathrm{ OFF}}$ ratio were remarkably improved in both n-finFET and p-finFET, and Ge CMOS inverters with high voltage gain of 50.3 V/V at low ${V}_{D}= 0.6$ V was realized. Finally, simulations on an ideal Ge CMOS inverter were presented.

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here