
Automatic Generation of System-Level Test for un-core logic of large Automotive SoC
Author(s) -
Francesco Angione,
Paolo Bernardi,
Giusy Iaria,
Claudia Bertani,
Vincenzo Tancorre
Publication year - 2025
Publication title -
ieee transactions on computers
Language(s) - English
Resource type - Magazines
SCImago Journal Rank - 0.679
H-Index - 126
eISSN - 1557-9956
pISSN - 0018-9340
DOI - 10.1109/tc.2025.3587515
Subject(s) - computing and processing
Traditional structural tests are powerful automatic approaches for capturing faulty behavior in integrated circuits. Besides the ease of generating test patterns, structural methods are known to be able to cover a vast but incomplete spectrum of all possible faults in a System-on-Chip (SoC). A new step in the manufacturing test flow has been added to fill the leftover gaps of structural tests, called the System-Level Test (SLT), which resembles the final workload, and environment. This work illustrates how to build up an automated generation engine to synthesize SLT programs that effectively attack structural test weaknesses from both a holistic and an analytical perspective. The methodology targets the crossbar module, as one of the most critical areas in the SoC, and it simultaneously creates a ripple effect across the un-core logic. Experimental results are conducted on an automotive SoC manufactured by STMicroelectronics.
Accelerating Research
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom
Address
John Eccles HouseRobert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom