z-logo
open-access-imgOpen Access
Surface potential calculation and drain current model for junctionless double-gate polysilicon TFTs
Author(s) -
Wanling Deng,
Xiaoyu Ma,
Junkai Huang
Publication year - 2014
Publication title -
aip advances
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.421
H-Index - 58
ISSN - 2158-3226
DOI - 10.1063/1.4892609
Subject(s) - materials science , thin film transistor , poisson's equation , optoelectronics , current (fluid) , transistor , polysilicon depletion effect , threshold voltage , channel (broadcasting) , voltage , surface (topology) , gate oxide , computer science , electrical engineering , nanotechnology , physics , layer (electronics) , mathematics , computer network , geometry , engineering , quantum mechanics
Surface potential is a key parameter in evaluating the DC property of thin-film transistors (TFTs). In this paper, for the junctionless symmetric double-gate polysilicon TFTs, a physical-based explicit calculation to surface potential has been derived. Incorporating impurity concentration, mobile charge and trap density into Poisson's equation, a closed form of band bending as a function of gate voltage is obtained and demonstrated as an accurate and computationally efficient solution. Based on surface potential, a drain current model for long-channel devices is provided in explicit forms. Furthermore, it is verified successfully by comparisons with both 2D numerical simulation and experimental data in different operation regions

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom