Low power on‐chip clocking for nanomagnetic logic circuits
Author(s) -
Zhang Mingliang,
Cai Li,
Yang Xiaokuo,
Cui Huanqing,
Wang Zhichun,
Feng Chaowen,
Wang Sen
Publication year - 2014
Publication title -
micro and nano letters
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.25
H-Index - 31
ISSN - 1750-0443
DOI - 10.1049/mnl.2014.0323
Subject(s) - chip , electronic circuit , logic gate , power (physics) , low power electronics , electrical engineering , computer science , electronic engineering , power consumption , engineering , physics , quantum mechanics
It is demonstrated that it is possible to switch the magnetisation of nanomagnets by employing the exchange interaction between magnets. This can implement on‐chip clocking for nanomagnetic logic circuits by using a current‐carrying copper wire circularly wrapped by ferromagnetic cladding. This scheme is potentially more energy efficient than yoked cladding clocking using an external magnetic field for magnetisation switching. Maxwell simulation shows that current flowing through copper wire can be reduced by about one hundred times compared with yoked clocking, which means power consumption could be lowered by 10 4 times. Micromagnetic simulation shows that the nanomagnetic chain aligned on the proposed clocking can achieve a correct functional state.
Accelerating Research
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom
Address
John Eccles HouseRobert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom