z-logo
open-access-imgOpen Access
Symmetric hybridised design for a novel step‐up 19‐level inverter
Author(s) -
Barzegarkhoo Reza,
Zamiri Elyas,
Moradzadeh Majid,
Shadabi Hamed
Publication year - 2017
Publication title -
iet power electronics
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.637
H-Index - 77
eISSN - 1755-4543
pISSN - 1755-4535
DOI - 10.1049/iet-pel.2016.0558
Subject(s) - converters , capacitor , voltage , pulse width modulation , topology (electrical circuits) , waveform , boosting (machine learning) , inverter , electronic engineering , switched capacitor , power (physics) , computer science , control theory (sociology) , electrical engineering , engineering , physics , quantum mechanics , machine learning , control (management) , artificial intelligence
Nowadays, reduction in number of dc voltage sources alongside boosting property of the output voltage with reduced circuit components are counted as the most important topological features for the new structures of multilevel voltage source inverters. Considering the above, this study presents a new configuration of such converters which can produce a step‐up 19‐level waveform of the output voltage with a contribution of only two same (symmetric) values of dc voltage sources and 12 power switches. The proposed structure is composed of a switched‐capacitor (SC) and a floating‐capacitor‐based (FCB) cell integrated into two isolated sub‐units that have been series with each other as an hybridised platform. Herein, the relevant involved switches of the SC and FCB sub‐units are modulated on the basis of an hybridised pulse width modulation technique which facilitates a significant degradation in the total power loss dissipation. An appropriate boosting feature with a self‐charge balancing capability of all integrated capacitors, reasonable number of required semiconductor devices, higher efficiency and less complexity are other advantages of the proposed step‐up 19‐level inverter. To verify the precise performance of the proposed topology under different types of loading conditions, apart from the theoretical analysis, several simulation and experimental results will also be presented.

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here