Open AccessReconfigurable arithmetic logic unit designed with threshold logic gates
Author(s) -
MedinaSantiago A.,
ReyesBarranca Mario Alfredo,
AlgredoBadillo Ignacio,
Martinez Cruz Alfonso,
Ramírez Gutiérrez Kelsey Alejandra,
CortésBarrón Adrián Eleazar
Publication year - 2019
Publication title -
iet circuits, devices and systems
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.251
H-Index - 49
eISSN - 1751-8598
pISSN - 1751-858X
DOI - 10.1049/iet-cds.2018.0046
Subject(s) - arithmetic logic unit , inverter , logic gate , computer science , pass transistor logic , cmos , or gate , and or invert , nor logic , logic family , electronic engineering , combinational logic , electrical engineering , voltage , transistor , and gate , computer hardware , logic synthesis , engineering , algorithm
In recent years, there is a trend towards the development of reconfigurable circuits where devices using them offer flexibility and performance. Different technologies are explored, such as threshold logic gates (TLGs), which are one of the most promising future technologies, and researchers are examining and improving different characteristics such as density, performance and power dissipation. This research presents a 4‐bit arithmetic logic unit (ALU), which was designed using TLGs through reconfigurable logic blocks with a universal circuit configured with three stages based on a floating‐gate metal oxide semiconductor transistor with more than one control gate, which was named neu‐complementary metal oxide semiconductor ( ν ‐CMOS). The main contribution is that this device is configured as a ν ‐CMOS inverter and has the ability to program the threshold voltage of its transfer curve by applying an external voltage to the additional control gates. The number of input bits and the magnitude of the weighted input capacitances related to control gates of the ν ‐CMOS inverters is obtained and analyzed by using the graphical method (floating‐gate potential diagram). Finally, the proposed 4‐bit ALU shows similar results as those measured from the ALUs implemented in the field programmable gate array evaluation kit and the Motorola chip MC14581B.