Open AccessPhase noise mitigation architecture for wireless full‐duplex transceivers
Author(s) -
Quan Xin,
Pan Wensheng,
Liu Ying,
Tang Youxi
Publication year - 2018
Publication title -
electronics letters
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.375
H-Index - 146
eISSN - 1350-911X
pISSN - 0013-5194
DOI - 10.1049/el.2018.5684
Subject(s) - transceiver , phase noise , transmitter , local oscillator , digitally controlled oscillator , electronic engineering , radio receiver design , voltage controlled oscillator , computer science , electrical engineering , wireless , engineering , telecommunications , vackář oscillator , channel (broadcasting) , voltage
A novel transceiver architecture is proposed to mitigate the phase noise in the prevailing wireless full‐duplex transceivers. In this architecture, an oscillator module is designed to generate both the transmitter and the receiver oscillator signals from one single oscillator. Particularly, a digitally‐controlled delay module is used to control the delay of the receiver oscillator signal before mixing with the received signal at the down converter. By adjusting the delay value of the receiver oscillator signal, the power of residual self‐interference (SI) after digital SI cancellation can be minimised. Analytical and simulation results show that the digital SI cancellation capability of the proposed architecture can be 18 dB better than that of the conventional architecture of sharing one oscillator for transmitter and receiver.