Open AccessFPGA implementation of adaptive digital pre‐distorter with improving accuracy of lookup table by Taylor series method
Author(s) -
Ren Jijun
Publication year - 2018
Publication title -
electronics letters
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.375
H-Index - 146
eISSN - 1350-911X
pISSN - 0013-5194
DOI - 10.1049/el.2018.1082
Subject(s) - lookup table , field programmable gate array , table (database) , taylor series , series (stratigraphy) , computer science , arithmetic , computer hardware , algorithm , mathematics , data mining , operating system , mathematical analysis , paleontology , biology
Due to the non‐linear behaviour of the power amplifier (PA), the amplification of signals with fluctuating envelopes leads to distortion inevitably. These non‐linear effects can be counteracted by the digital pre‐distortion (DPD) with the adaption and updating of lookup table (LUT). In this Letter, a low‐complexity LUT implemented by FPGA of pre‐distortion PA lineariser is proposed to obtain more accurate linearisation. The algorithm utilises interpolation of the LUT with the method of Taylor series. The experiment shows that this method can be used to obtain the more accurate indexed value of LUT to estimate the PA behaviour for effective DPD.