Open AccessStatistical estimator for simultaneous noise and mismatch suppression in SAR ADC
Author(s) -
Banerjee I.,
Sanyal A.
Publication year - 2017
Publication title -
electronics letters
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.375
H-Index - 146
ISSN - 1350-911X
DOI - 10.1049/el.2017.0928
Subject(s) - successive approximation adc , estimator , comparator , capacitor , electronic engineering , computer science , noise (video) , mathematics , voltage , statistics , engineering , artificial intelligence , electrical engineering , image (mathematics)
A statistical estimator based on maximum‐likelihood estimation theory is developed to simultaneously reduce capacitor mismatch and noise in a successive approximation register analogue‐to‐digital converter (SAR ADC). After the SAR ADC has finished quantisation, the residue voltage is available at the comparator input and is estimated accurately by using the statistical estimator. The ADC resolution is improved by subtracting the estimated residue from the digital output. The same technique of residue extraction is used to estimate mismatches in the capacitive digital‐to‐analogue converter. A 7 dB improvement is shown in signal‐to‐noise‐plus‐distortion ratio by using the statistical estimator for an 11‐bit SAR over a wide range of capacitance mismatch and ADC noise.