Kilowatt‐level power amplifier in a single‐ended architecture at 352 MHz | Zendy

Haapala L. | Zendy; Eriksson A. | Zendy; Hoang Duc L. | Zendy; Dancila D. | Zendy

AI Assistant Blog Pricing

Home ZAIA Blog

Open Access

Kilowatt‐level power amplifier in a single‐ended architecture at 352 MHz

Author(s) -

Haapala L.,

Eriksson A.,

Hoang Duc L.,

Dancila D.

Publication year - 2016

Publication title -

electronics letters

Language(s) - English

Resource type - Journals

SCImago Journal Rank - 0.375

H-Index - 146

ISSN - 1350-911X

DOI - 10.1049/el.2016.2117

Subject(s) - amplifier , duty cycle , electrical engineering , power (physics) , architecture , energy (signal processing) , computer science , electronic engineering , engineering , voltage , physics , art , cmos , quantum mechanics , visual arts

The feasibility and very good performance of a kilowatt‐level power amplifier in a single‐ended architecture, intended for energy systems are demonstrated. The prototype is designed at 352 MHz for the ESS LINAC and delivers 1250 W with 71% efficiency in pulsed operation with a duty cycle of 5%, 3.5 ms pulse at 14 Hz repetition.

The content you want is available to Zendy users.

Already have an account? Click here to sign in.

Having issues? You can contact us here

Accelerating Research