z-logo
open-access-imgOpen Access
Clock buffer with supply noise active compensation for reduced period jitter
Author(s) -
Ravezzi L.
Publication year - 2013
Publication title -
electronics letters
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.375
H-Index - 146
eISSN - 1350-911X
pISSN - 0013-5194
DOI - 10.1049/el.2013.1178
Subject(s) - jitter , cmos , noise (video) , compensation (psychology) , electronic engineering , phase noise , electrical engineering , computer science , engineering , psychology , artificial intelligence , psychoanalysis , image (mathematics)
A simple circuit that actively compensates supply noise and reduces period jitter in CMOS clock buffers is presented. The locally sensed supply noise modulates a current injected in the buffer output node during transitions. By injecting the current in opposite phase to the supply noise, the transient variations are counterbalanced and the jitter removed. Designed in a 28 nm CMOS technology, a chain of 16 inverters using the proposed circuit shows a period jitter up to three times smaller than that of an equally long chain of basic inverters. Conventional local supply noise filtering would require approximately 70 times the area used by the proposed circuit to achieve similar performance.

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here