z-logo
open-access-imgOpen Access
Pipelined ADC based design of bandpass ΔΣ‐ADC
Author(s) -
Sarma V.,
Sahoo B.
Publication year - 2013
Publication title -
electronics letters
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.375
H-Index - 146
ISSN - 1350-911X
DOI - 10.1049/el.2013.0739
Subject(s) - band pass filter , successive approximation adc , electronic engineering , computer science , electrical engineering , engineering , capacitor , voltage
A high‐speed, large dynamic range f S /4 bandpass ΔΣ‐modulator using a first‐order error‐feedback loop is proposed. The internal quantiser is realised using a high‐speed pipelined ADC. Error feedback is achieved by exploiting the implicit latency in a pipelined ADC. The proposed architecture achieves an SNR of 94 dB with an OSR of 32.

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom