z-logo
open-access-imgOpen Access
Evaluation of the soft error assessment consistency of a JIT‐based virtual platform simulator
Author(s) -
Abich Geancarlo,
Garibotti Rafael,
Bandeira Vitor,
da Rosa Felipe,
Gava Jonas,
Bortolon Felipe,
Medeiros Guilherme,
Moraes Fernando G.,
Reis Ricardo,
Ost Luciano
Publication year - 2021
Publication title -
iet computers and digital techniques
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.219
H-Index - 46
eISSN - 1751-861X
pISSN - 1751-8601
DOI - 10.1049/cdt2.12017
Subject(s) - fault injection , computer science , soft error , embedded system , multi core processor , metric (unit) , software , flexibility (engineering) , compiler , consistency (knowledge bases) , arm architecture , event (particle physics) , fault (geology) , simulation , operating system , engineering , operations management , statistics , physics , mathematics , quantum mechanics , electronic engineering , artificial intelligence , seismology , geology
Soft error resilience has become an essential design metric in electronic computing systems as advanced technology nodes have become less robust to high‐charged particle effects. Designers, therefore, should be able to assess this metric considering several software stack components running on top of commercial processors, early in the design phase. With this in mind, researchers are using virtual platform (VP) frameworks to assess this metric due to their flexibility and high simulation performance. In this regard, herein, this goal is achieved by analysing the soft error consistency of a just‐in‐time fault injection simulator (OVPsim‐FIM) against fault injection campaigns conducted with event‐driven simulators (i.e. more realistic and accurate platforms) considering single and multicore processor architectures. Reference single‐core fault injection campaigns are performed on RTL descriptions of Arm Cortex‐M0 and M3 processors, while gem5 simulator is used to multicore Arm Cortex‐A9 scenarios. Campaigns consider different open‐source and commercial compilers as well as real software stacks including FreeRTOS/Linux kernels and 52 applications. Results show that OVPsim‐FIM is more than 1000× faster than cycle‐accurate simulators and up to 312× faster than event‐driven simulators, while preserving the soft error analysis accuracy (i.e. mismatch below to 10%) for single and multicore processors.

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here