Premium
Testability enhancement of a basic set of CMOS cells
Author(s) -
Rullán M.,
Oliver J.,
Ferrer C.,
Blom F. C.
Publication year - 1994
Publication title -
quality and reliability engineering international
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.913
H-Index - 62
eISSN - 1099-1638
pISSN - 0748-8017
DOI - 10.1002/qre.4680100406
Subject(s) - testability , design for testing , reliability engineering , set (abstract data type) , quality (philosophy) , computer science , automatic test pattern generation , test set , engineering , electronic circuit , artificial intelligence , programming language , philosophy , electrical engineering , epistemology
Testing should be evaluated as the ability of the test patterns to cover realistic faults, and high quality IC products demand high quality testing. We use a test strategy based on physical design for testability (to discover both open and short faults, which are difficult or even impossible to detect). Consequentially, layout level design for testability (LLDFT) rules have been developed, which prevent the faults, or at least reduce the chance of their appearing. The main purpose of this work is to apply a practical set of LLDFT rules to the library cells designed by the Centre Nacional de Microelectrònica (CNM) and obtain a highly testable cell library. The main results of the application of the LLDFT rules (area overheads and performance degradation) are summarized and the results are significant since IC design is highly repetitive; a small effort to improve cell layout can bring about great improvement in design.