Premium
An ultra‐slow‐wave transmission line on CMOS technology
Author(s) -
Arigong Bayaner,
Ren Han,
Ding Jun,
Chung HoonJu,
Jung Sungyong,
Kim Hyoungsoo,
Zhang Hualiang
Publication year - 2017
Publication title -
microwave and optical technology letters
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.304
H-Index - 76
eISSN - 1098-2760
pISSN - 0895-2477
DOI - 10.1002/mop.30355
Subject(s) - coplanar waveguide , microwave , transmission line , cmos , chip , electric power transmission , strips , microwave transmission , electronic engineering , electrical engineering , transmission (telecommunications) , optoelectronics , transmission gate , materials science , line (geometry) , engineering , telecommunications , voltage , transistor , geometry , mathematics , composite material
In this letter, utilizing multimetal layers in the CMOS process, an ultra‐slow‐wave on‐chip coplanar waveguide (CPW) transmission line with interdigital loaded stubs and floating strips is proposed. From the full‐wave 3D EM simulation and measurement results, it is found that the proposed on‐chip transmission line features smaller size and lower loss comparing to traditional on‐chip CPW transmission lines. © 2017 Wiley Periodicals, Inc. Microwave Opt Technol Lett 59:604–606, 2017