z-logo
Premium
Power loss reduction of snubber circuits for gate turn off thyristors
Author(s) -
Nakano Hirotami,
Tsuchiya Hideo,
Matsuo Tsuyoshi,
Iwata Koji
Publication year - 1987
Publication title -
electrical engineering in japan
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.136
H-Index - 28
eISSN - 1520-6416
pISSN - 0424-7760
DOI - 10.1002/eej.4391070113
Subject(s) - computer science , snubber , electrical engineering , telecommunications , engineering , capacitor , voltage

This content is not available in your region!

Continue researching here.

Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom