z-logo
Premium
A method of failsafe synthesis for hardware system of interlocking device in railway signaling
Author(s) -
Okumura I.
Publication year - 1975
Publication title -
electrical engineering in japan
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.136
H-Index - 28
eISSN - 1520-6416
pISSN - 0424-7760
DOI - 10.1002/eej.4390950317
Subject(s) - interlocking , engineering , computer science , telecommunications , library science , electrical engineering , aeronautics , mechanical engineering

This content is not available in your region!

Continue researching here.

Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom