Premium
A survey of multistage interconnection networks in fast packet switches
Author(s) -
Chen Xiaoqiang
Publication year - 1991
Publication title -
international journal of digital and analog communication systems
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.344
H-Index - 49
eISSN - 1099-1131
pISSN - 1047-9627
DOI - 10.1002/dac.4510040105
Subject(s) - multistage interconnection networks , interconnection , computer science , network packet , computer network , blocking (statistics) , context (archaeology) , distributed computing , broadband , class (philosophy) , packet switching , telecommunications , artificial intelligence , paleontology , biology
This paper comprises a broad survey of multistage interconnection networks (MINs), which are incorporated into the underlying fabric of fast packet switches for use in broadband ATM networks. A general classification of MINs based on network functionality and blocking characteristics in the context of fast packet switches is presented in order to emphasize the fundamental principles which differentiate the network architectures. For each class of network, important theoretical results are given and the underlying design principles are explained with the best known explicit examples. Special emphasis is given to the implementation complexities and control strategies of individual approaches.