z-logo
Premium
Linearity analysis in pipeline A/D converters
Author(s) -
Sedighi Behnam,
Sharif Bakhtiar Mehrdad
Publication year - 2009
Publication title -
international journal of circuit theory and applications
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.364
H-Index - 52
eISSN - 1097-007X
pISSN - 0098-9886
DOI - 10.1002/cta.511
Subject(s) - converters , integral nonlinearity , capacitor , switched capacitor , linearity , pipeline (software) , differential nonlinearity , noise (video) , operational amplifier , electronic engineering , nonlinear system , electronic circuit , amplifier , voltage , control theory (sociology) , computer science , electrical engineering , engineering , cmos , physics , control (management) , quantum mechanics , artificial intelligence , image (mathematics) , programming language
A method for estimating integral nonlinearity (INL) in pipeline analog‐to‐digital converters is presented. In this method, errors in each stage are modeled by an equivalent input‐referred gain error and an input‐referred nonlinearity. For a switched capacitor implementation, the proposed model predicts the maximum statistical INL in terms of capacitor mismatch and also provides an exact formula for INL in terms of finite gain of operational amplifiers. Using this model, it is proved that a high per‐stage resolution reduces the power consumption in low‐speed converters, whereas in high‐speed circuits 1.5‐bit or 2.5‐bit stage is more advantageous. It is also shown that when voltage swing is below 1 V, the lower limit for the size of the capacitors is mainly determined by thermal noise rather than by INL. Copyright © 2008 John Wiley & Sons, Ltd.

This content is not available in your region!

Continue researching here.

Having issues? You can contact us here