z-logo
Premium
Automation of the ic layout of continuous‐time transconductance‐capacitor filters
Author(s) -
Daasch W. Robert,
Wedlake Martine,
Schaumann Rolf,
Wu Pan
Publication year - 1992
Publication title -
international journal of circuit theory and applications
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.364
H-Index - 52
eISSN - 1097-007X
pISSN - 0098-9886
DOI - 10.1002/cta.4490200306
Subject(s) - automation , transconductance , cmos , capacitor , electronic engineering , parasitic extraction , filter (signal processing) , computer science , pipeline (software) , electronic design automation , engineering , electrical engineering , embedded system , transistor , mechanical engineering , voltage , programming language
Abstract To exploit the increased circuit density available in current technologies for continuous‐time (c‐t) systems, it is proposed to extend the range of analogue design automation to the larger c‐t subsystems, specifically filters, commonly found in communications, mass storage devices and other interfaces to real‐world signals. the synthesis is based on LC ladder simulation using only transconductances and grounded capacitors (TGC). the method retains many of the characteristics of digital design automation and therefore allows a direct mapping of these techniques. the TGC approach is shown to require a minimum of component types which are ideally suited to integration in MOS, bipolar or GaAs technologies. A simple example for the automation of c‐t filter designs as well as results of CMOS c‐t filters are included to demonstrate the viability of this approach. Related and equally important areas addressed are tuning, compensation for parasitics and scaling.

This content is not available in your region!

Continue researching here.

Having issues? You can contact us here