Premium
Structure generation and performance comparison of elliptic G m ‐ C filters
Author(s) -
Koziel Slawomir,
Szczepanski Stanislaw,
Schaumann Rolf
Publication year - 2004
Publication title -
international journal of circuit theory and applications
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.364
H-Index - 52
eISSN - 1097-007X
pISSN - 0098-9886
DOI - 10.1002/cta.296
Subject(s) - network topology , topology (electrical circuits) , transfer function , filter (signal processing) , capacitor , sensitivity (control systems) , inverse , mathematics , elliptic function , electronic circuit , control theory (sociology) , analogue filter , computer science , electronic engineering , digital filter , mathematical analysis , engineering , electrical engineering , voltage , artificial intelligence , geometry , control (management) , combinatorics , computer vision , operating system
Starting from a set of matrices describing a general G m ‐ C filter topology, a procedure is developed for generating structures of lowpass filters. As the matrices and the filter topologies have a one‐to‐one correspondence, an algebraic method is used to identify filter topologies with desired properties, here, transfer functions with finite jω ‐axis transmission zeros, specifically elliptic filters. Sensitivity expressions for these structures are derived and a performance comparison based on a set of chosen criteria is made. For a specified elliptic transfer function, filters with only grounded capacitors and those containing also floating capacitors emerge as alternative realizations, as are filters with a single input and those with distributed inputs. For third‐order functions, a detailed comparison is performed of leapfrog (LF) and inverse follow‐the‐leader‐feedback (IFLF), the most popular special cases, and of topologies that have also floating capacitors (LF f , IFLF f ), as well as of a novel configuration that uses also distributed inputs (DI f ) and leads to a reduced element count. Design guidelines and restrictions are given, which follow from the derived results with focus on the circuits' sensitivity performance and other properties important for IC implementation. Copyright © 2004 John Wiley & Sons, Ltd.