z-logo
Premium
Analysis and design of a low jitter delay‐locked loop using lock state detector
Author(s) -
Modanlou Shahram,
Ardeshir Gholamreza,
Gholami Mohammad
Publication year - 2021
Publication title -
international journal of circuit theory and applications
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.364
H-Index - 52
eISSN - 1097-007X
pISSN - 0098-9886
DOI - 10.1002/cta.2923
Subject(s) - jitter , voltage , delay locked loop , phase locked loop , detector , cmos , control theory (sociology) , dissipation , charge pump , electronic engineering , physics , computer science , electrical engineering , engineering , optics , control (management) , capacitor , artificial intelligence , thermodynamics
Summary In this paper, a technique is proposed to improve the jitter performance of a delay‐locked loop (DLL). The DLL is structured by charge pump (CP), phase detector (PD), voltage control delay line (VCDL) and the reference clock. The jitter generated by each part of DLL is separately studied, and a closed‐form equation is extracted. This closed‐form equation shows that the jitter generated by CP, PD and the secondary jitter of the reference clock and VCDL is applied to output by the control voltage. A jitter improving circuit is used to cancel the jitter of the control voltage. To verify the closed‐form equation, the DLL is designed in 0.18 μm CMOS technology with the proposed technique to improve the output jitter. The simulated root‐mean‐square and peak‐to‐peak jitters are 2.12 and 4.37 ps at 250 MHz, respectively. The power dissipation at 250 MHz is 2.78 mW for a supply voltage of 1.2 V.

This content is not available in your region!

Continue researching here.

Having issues? You can contact us here