Premium
Shifting the sampled input signal in successive approximation register analog‐to‐digital converters to reduce the digital‐to‐analog converter switching energy and area
Author(s) -
Momeni Mahdi,
Yavari Mohammad
Publication year - 2020
Publication title -
international journal of circuit theory and applications
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.364
H-Index - 52
eISSN - 1097-007X
pISSN - 0098-9886
DOI - 10.1002/cta.2852
Subject(s) - successive approximation adc , converters , shaping , energy (signal processing) , electronic engineering , computer science , digital to analog converter , analog signal , capacitive sensing , capacitor , voltage , electrical engineering , engineering , digital signal processing , mathematics , statistics , operating system
Summary In this paper, a switching scheme is presented to reduce the capacitive digital‐to‐analog converter (DAC) switching energy, area, and the number of switches in successive approximation register (SAR) analog‐to‐digital converters (ADCs). In the proposed DAC switching method, after a few most significant bits (MSBs) decision, the sampled differential input signal is shifted into two special regions where the required DAC switching energy and area is less than the other regions. This technique can be utilized in most of the previously reported DAC switching schemes to further reduce the capacitive DAC switching energy and area. The conventional and two recently presented DAC switching techniques are utilized in the proposed SAR ADC to evaluate its usefulness.