Premium
A method for rejecting 3k‐th harmonics in bandpass 6N‐path filters
Author(s) -
Hazrati Amin,
Jalali Ali,
Meghdadi Masoud,
Babaei Bardia
Publication year - 2020
Publication title -
international journal of circuit theory and applications
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.364
H-Index - 52
eISSN - 1097-007X
pISSN - 0098-9886
DOI - 10.1002/cta.2738
Subject(s) - harmonics , center frequency , band pass filter , bandwidth (computing) , electronic engineering , cmos , electrical engineering , frequency multiplier , filter (signal processing) , analogue filter , local oscillator , physics , radio frequency , engineering , telecommunications , digital filter , voltage
Summary In this paper, a method for 3 k ‐th ( k ∈ N ) harmonics rejection in 6 N ‐path filters is proposed, and the related analysis is provided. Using a single‐ended‐input to differential‐output structure, the filter selectivity around even harmonics are also suppressed. Accordingly, a proof‐of‐concept band‐pass filter is designed, and postlayout simulations in the 90‐nm CMOS technology are carried out, which covers an input frequency range from 200 MHz to 1.2 GHz with a channel bandwidth of 10 to 15.5 MHz. The achieved third harmonic rejection at 1‐GHz local oscillator (LO) frequency is about 43 dB. Over the entire radio frequency (RF) range, the in‐band IIP3 and noise figure are better than − 1.5 dBm and 5.3 dB, respectively. The power consumption of the analog circuitry is 21 mW from the 1.2‐V supply, whereas the digital clock generation circuitry consumes between 0.9 and 5.2 mW, depending on the center frequency of the filter.