Premium
CAP Bench: a benchmark suite for performance and energy evaluation of low‐power many‐core processors
Author(s) -
Souza Matheus A.,
Penna Pedro Henrique,
Queiroz Matheus M.,
Pereira Alyson D.,
Góes Luís Fabricio Wanderley,
Freitas Henrique C.,
Castro Márcio,
Navaux Philippe O.A.,
Méhaut JeanFrançois
Publication year - 2016
Publication title -
concurrency and computation: practice and experience
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.309
H-Index - 67
eISSN - 1532-0634
pISSN - 1532-0626
DOI - 10.1002/cpe.3892
Subject(s) - benchmark (surveying) , suite , computer science , context (archaeology) , multi core processor , task (project management) , core (optical fiber) , power (physics) , embedded system , energy consumption , computer architecture , parallel computing , telecommunications , engineering , systems engineering , electrical engineering , paleontology , physics , archaeology , geodesy , quantum mechanics , biology , history , geography
Summary The constant need for faster and more energy‐efficient processors has been stimulating the development of new architectures, such as low‐power many‐core architectures. Researchers aiming to study these architectures are challenged by peculiar characteristics of some components such as networks‐on‐chip and lack of specific tools to evaluate their performance. In this context, the goal of this paper is to present a benchmark suite to evaluate state‐of‐the‐art low‐power many‐core architectures such as the Kalray MPPA‐256 low‐power processor, which features 256 compute cores in a single chip. The benchmark was designed and used to highlight important aspects and details that need to be considered when developing parallel applications for emerging low‐power many‐core architectures. As a result, this paper demonstrates that the benchmark offers a diverse suite of programs with regard to parallel patterns, job types, communication intensity, and task load strategies suitable for a broad understanding of performance and energy consumption of MPPA‐256 and upcoming many‐core architectures. Copyright © 2016 John Wiley & Sons, Ltd.