z-logo
Premium
Procedures based on simulation and hardware for a computer architecture course
Author(s) -
González E. J.,
Alayón S.,
Piñeiro J. D.,
Sánchez J. L.,
Estévez J. I.,
Sigut J. F.,
Moreno L.
Publication year - 2002
Publication title -
computer applications in engineering education
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.478
H-Index - 29
eISSN - 1099-0542
pISSN - 1061-3773
DOI - 10.1002/cae.10012
Subject(s) - course (navigation) , computer science , architecture , interconnection , subject (documents) , computer architecture , engineering , telecommunications , world wide web , art , visual arts , aerospace engineering
In this study, a procedure planning for a Computer Architecture Course that tries to create a balance between simulation and laboratory procedures is presented. For this planning, we use hardware implementation for parts of this subject that require careful dedication because of its complexity: interconnection networks and parallel processing. On the other hand, we use simulation packages for the teaching of pipelined and vectorial processors. © 2002 Wiley Periodicals, Inc. Comput Appl Eng Educ 10: 11–17, 2002; Published online in Wiley InterScience ( www.interscience.wiley.com .); DOI 10.1002/cae.10012

This content is not available in your region!

Continue researching here.

Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom