Microfluidic Logic Gates: Pressure‐Driven Two‐Input 3D Microfluidic Logic Gates (Adv. Sci. 2/2020)
Author(s) -
ElAtab Nazek,
Canas Javier Chavarrio,
Hussain Muhammad M.
Publication year - 2020
Publication title -
advanced science
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 5.388
H-Index - 100
ISSN - 2198-3844
DOI - 10.1002/advs.202070007
Subject(s) - microfluidics , logic gate , adder , xor gate , and or invert , computer science , logic synthesis , nanotechnology , and gate , electronic engineering , computer architecture , logic family , materials science , engineering , algorithm , cmos
In article number 1903027, Muhammad M. Hussain and co‐workers demonstrate a multilevel microfluidics chip with different Boolean logic functions including AND, OR and XOR, in addition to a half adder microfluidic circuit based on a pressure‐driven approach. The developed methodology enables simple cascading of logic gates for large‐scale and complex microfluidic computing systems using any non‐functionalized fluid.
Accelerating Research
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom
Address
John Eccles HouseRobert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom