z-logo
Premium
Layer‐Controlled Low‐Power Tunneling Transistors Based on SnS Homojunction
Author(s) -
Liang Jiakun,
Li Hong,
Liu Fengbin,
Lu Jing
Publication year - 2021
Publication title -
advanced theory and simulations
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 1.068
H-Index - 17
ISSN - 2513-0390
DOI - 10.1002/adts.202000290
Subject(s) - homojunction , quantum tunnelling , optoelectronics , materials science , transistor , semiconductor , subthreshold conduction , nanotechnology , electrical engineering , heterojunction , voltage , engineering
Utilizing the layer‐controlled bandgap of a 2D material is an effective way of improving a tunneling field‐effect transistor (TFET) device's performance because of the narrowing tunneling barrier. An ab initio quantum transport method is used to study the SnS homojunction TFETs at a sub‐10 nm scale through layer controlling. The optimal SnS homojunction TFET has a bilayer SnS as the source electrode, which possesses a low leakage current like the ML SnS TFET and a high on‐state current like the BL SnS TFET. The low SS ave_4dec (subthreshold swing over four decades of the drain currents) of ≈47–48 mV dec −1 and I 60 (drain current at 60 mV dec −1 ) of ≈1.1–1.2 µA µm −1 implies the BL source SnS TFET, a fast low‐power (LP) device. The optimal BL source SnS TFET with a gate length of L g  = 10 nm exceeds the LP device requirement of the International Technology Roadmap for Semiconductors (ITRS) (2013 version), and its negative capacitance counterparts can exceed the ITRS 2028 target for LP device at L g  = 5 nm.

This content is not available in your region!

Continue researching here.

Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom