Premium
Area‐efficient design of three‐ and four‐stage voltage multipliers for power integrated circuits
Author(s) -
Di Cataldo G.,
Palumbo G.
Publication year - 1996
Publication title -
international journal of circuit theory and applications
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.364
H-Index - 52
eISSN - 1097-007X
pISSN - 0098-9886
DOI - 10.1002/(sici)1097-007x(199609/10)24:5<541::aid-cta935>3.0.co;2-l
Subject(s) - breadboard , spice , electronic engineering , circuit design , pencil (optics) , computer science , voltage , electronic circuit , integrated circuit , ideal (ethics) , engineering , electrical engineering , mechanical engineering , philosophy , epistemology
In this paper we develop dynamic models for ideal three‐ and four‐stage voltage multipliers. Starting from the models proposed, we can perform a pencil‐and‐paper area‐efficient optimized design. The circuits discussed are commonly used in power ICs or memory ICs to allow the switching on of an MOS device. The models proposed are validated both by measurement on a breadboard and by SPICE simulation.