Open AccessEXPLOITING PARTIALLY RECONFIGURABLE FPGA FOR PERFORMANCE ADJUSTMENT IN THE RVC FRAMEWORK
Author(s) -
Manel Hentati,
Yassine Aoudni,
Jean François Nezan,
Mohamed Abid
Publication year - 2012
Publication title -
hal (le centre pour la communication scientifique directe)
Language(s) - English
Resource type - Conference proceedings
Subject(s) - dataflow , control reconfiguration , hadamard transform , computer science , field programmable gate array , process (computing) , block (permutation group theory) , hardware description language , design flow , embedded system , parallel computing , high level synthesis , computer architecture , algorithm , computer engineering , programming language , mathematics , mathematical analysis , geometry
Accelerating Research
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom
Address
John Eccles HouseRobert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom