z-logo
open-access-imgOpen Access
Formal Verification of Fault Tolerant NoC-based Architecture
Author(s) -
Manamiary Bruno Andriamiarina,
Hayat Daoud,
Mostefa Belarbi,
Dominique Méry,
Camel Tanougast
Publication year - 2012
Publication title -
hal (le centre pour la communication scientifique directe)
Language(s) - English
Resource type - Conference proceedings
Subject(s) - mpsoc , computer science , computer architecture , field programmable gate array , embedded system , system on a chip , architecture , fault tolerance , formal methods , formal verification , process (computing) , domain (mathematical analysis) , network on a chip , distributed computing , software engineering , programming language , art , visual arts , mathematical analysis , mathematics

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom