z-logo
open-access-imgOpen Access
An Approach Combining Simulation and Verification for SysML using SystemC and Uppaal
Author(s) -
Abbas Abdulhameed,
Ahmed Hammad,
Hassan Mountassir,
Bruno Tatibouët
Publication year - 2014
Publication title -
hal (le centre pour la communication scientifique directe)
Language(s) - English
Resource type - Conference proceedings
Subject(s) - systemc , systems modeling language , computer science , transaction level modeling , process (computing) , formal verification , unified modeling language , model checking , electronic system level design and verification , software engineering , embedded system , programming language , systems engineering , software , engineering

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here