z-logo
open-access-imgOpen Access
A New Technique to Extract the Gate Bias Dependent S/D Series Resistance of Sub-100nm MOSFETs
Author(s) -
Fleury, D.,
Cros, A.,
G. Bidal,
Brut, H.,
Josse, E.,
Ghibaudo, G.
Publication year - 2009
Publication title -
hal (le centre pour la communication scientifique directe)
Language(s) - English
Resource type - Conference proceedings
Subject(s) - equivalent series resistance , series (stratigraphy) , mosfet , electronic engineering , logic gate , electrical engineering , materials science , optoelectronics , computer science , engineering , transistor , voltage , paleontology , biology

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom