z-logo
open-access-imgOpen Access
A Hybrid Prefetch Scheduling Heuristic to Minimize at Run-Time the Reconfiguration Overhead of Dynamically Reconfigurable Hardware
Author(s) -
Javier Resano,
Daniel Mozos,
Francky Catthoor
Publication year - 2005
Publication title -
hal (le centre pour la communication scientifique directe)
Language(s) - English
Resource type - Conference proceedings
Subject(s) - instruction prefetch , control reconfiguration , computer science , scheduling (production processes) , embedded system , overhead (engineering) , field programmable gate array , processor scheduling , parallel computing , operating system , engineering , schedule , cache , operations management

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom