z-logo
open-access-imgOpen Access
Determining a tight worst-case delay of switched Ethernet network in IEC 61850 architectures
Author(s) -
Théo Docquier,
Ye-Qiong Song,
Vincent Chevrier,
Ludovic Pontnau,
Abdelaziz Ahmed-Nacer
Publication year - 2020
Publication title -
hal (le centre pour la communication scientifique directe)
Language(s) - English
Resource type - Conference proceedings
Subject(s) - iec 61850 , ethernet , computer science , computer network , engineering , automation , mechanical engineering

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom