z-logo
open-access-imgOpen Access
High Speed Implementation of Floating Point Multiplier for Low Power Design Applications
Author(s) -
Sachin Aralikatti,
Reshma Nadaf
Publication year - 2016
Publication title -
bonfring international journal of research in communication engineering
Language(s) - English
Resource type - Journals
eISSN - 2277-5080
pISSN - 2250-110X
DOI - 10.9756/bijrce.8213
Subject(s) - multiplier (economics) , computer science , power (physics) , electrical engineering , engineering , physics , economics , quantum mechanics , macroeconomics

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom